An 8-Channel, 46-ps-Precision TDC ASIC with Improved Vernier Delay Loop for STCF EMC*

Zi-Wei Zhao, ¹ Ran Zheng, ^{1,2,†} Chao Liu, ¹ Jia Wang, ¹ Xiao-Min Wei, ¹ Fei-Fei Xue, ¹ Rui-Guang Zhao, ¹ and Yann Hu¹

¹ School of Computer Science and Technology, Northwestern Polytechnical University,

No. 1, Dongxiang Road, Changan District, Xi'an, 710029 Shaanxi, China

² Research Development Institute of Northwestern Polytechnical University in Shenzhen,

No. 45, Gaoxin South 9th Road, Nanshan District, Shenzhen, 518063 Guangdong, China

An 8-channel Time-to-Digital Converter (TDC) with high precision and high linearity for the electromagnetic calorimeter (EMC) in the super tau-charm facility (STCF) is presented. The 3-level quantization structure is employed in the proposed TDC to achieve high time resolution and wide dynamic range simultaneously. A double-edge-triggered counter characterized with metastability eliminating is used as the first level. The second and third level are implemented with a polyphase clock sampler and a modified Vernier Delay Loop (VDL) with automatic reset mechanism, respectively. Two low-jitter Delay Locked Loops (DLLs) with different length are utilized to assist in vernier measurement and the polyphase clocks are also provided by one of the DLLs. Theoretical analysis with respect to the optimal combination of DLL length and reference clock frequency has been presented. The proposed 8-channel TDC is implemented using 180-nm standard CMOS process with 1.8-V power supply. Under the reference clock frequency of 100-MHz, the TDC is realized with a resolution of 41.7-ps and a dynamic range of 2560-ns. According to testing results, the best single-shoot precision is 46-ps and good consistency among all channels can be observed. The effect of sliding scaled technique on improving conversion linearity is also proved with experiment results. In asynchronous measurements, the maximum differential nonlinearity (DNL) and the integral nonlinearity (INL) are less than 0.4-LSB and 0.5-LSB respectively.

Keywords: STCF, TDC, Vernier, sliding scaled technique, high linearity

I. INTRODUCTION

As the key component of time measurement electron-3 ics, Time-to-Digital Converter (TDC) has become a research 4 hotspot in nuclear detection [1, 2] and medical imaging [3]. 5 The super tau-charm facility (STCF), under construction in 6 China, is the new accelerator-based experimental facility with 7 ultra-high luminosity for particle physics [4]. The STCF fa-8 cility is equipped with multiple detectors, including the elec-9 tromagnetic calorimeter (EMC) which is used to measure the 10 energy of photons and electrons with high efficiency and high 11 resolution. Besides, a good time resolution for STCF EMC 12 is also required when it comes to background suppression, ₁₃ gamma-neutron discrimination and events identification [5]. 14 The Pure CsI (pCsI) crystal scintillator with an avalanche 15 photodiode (APD) readout is adopted in STCF EMC and the 16 time stamps are acquired through front-end readout circuit 17 (ROC) with leading edge discrimination (LED) and digitized 18 with TDC [6]. The time resolution of full response is sup-19 posed to be better than 300-ps for 1 GeV energy deposits, 20 including the optical process and the response of APD and electronics [7]. While the decay time of pCsI used in this experiment can be as large as 30-ns [8], and the large ca-23 pacitance (270-pF) of the adopted APD detector (Hamamatsu

24 S8664-1010) will cause much input noise to front-end cir25 cuit [5]. These two factors will both make it hard to get the
26 time precision of ROC with ultra-high level, for example, a
27 ROC for APD with time precision of 270-ps has been imple28 mented by our team [9]. To realize the target time resolu29 tion of 300-ps for electronics, the TDC is expected to reach
30 a resolution of 100-ps.Because an excessive number of read31 out channels (6732 for the barrel part and 1938 for the end32 cap part [7]) are expected to be implemented in the detector,
33 the ROC and TDC have been monolithically integrated on an
34 ASIC (application-specific integrated circuit) for high opera35 tional efficiency. The aim of this paper is to investigate the
36 TDC ASIC suitable for multi-channel integration, with a res37 olution of 100-ps or less and high linearity.

Plenty of time-to-digital conversion algorithms and archi-39 tectures have been proposed over the past few decades. The 40 ASIC based TDC can be divided into three categories [10] 41 – sampling TDC, noise shaping TDC and stochastic TDC. ⁴² Due to the request for real-time measurement and high count-43 ing rate in STCF ECAL, noise shaping TDC which performs 44 with multiple samples to get a high resolution is not applica-45 ble. Stochastic TDC is also not suitable in this application 46 scenario for the large die area it occupies [11]. The counter 47 based TDC is the simplest sampling TDC structure which has 48 a scalable dynamic range, but it needs a high-frequency oscillator to realize high resolution (for example, an oscillator with 8 phases and frequency of 3.125-GHz is employed to get a resolution of 40-ps in [12]). The tapped delay line is an everpopular and easily realized TDC whose resolution is typically limited by the channel length of transistor. The unit delay 54 of such TDC can be relatively fixed with delay locked loop 55 (DLL) [13] or phase locked loop (PLL) [14] to overcome the 56 limitations of process, voltage and temperature (PVT) varia-57 tions. The front-end circuit is realized using 180-nm CMOS

^{*} The authors would like to thank the financial support in part by the National Natural Science Foundation of China under Grant No. 12375191, 12275218, 12341502, 12105224, 12205307; National Key Research and Development Program of China under Grant No.2023YFE0206300, 2023YFF0719600; Guangdong Basic and Applied Basic Research Foundation under Grant No. 2024A1515012141; China Postdoctoral Science Foundation under Grant No. 2023M742850.

[†] Corresponding author, zhengran@nwpu.edu.cn

58 process with 3.3-V power supply, so as to obtain better dy- 114 59 namic range and noise performance. As a result, being man-60 ufactured with the same process, it's hard to get the propaga-61 tion delay of a controlled gate lower than 100-ps, so that using only the counter or the delay line cannot achieve our design goals. Pulse shrinking [15] and time amplifying [16] are sampling TDC structures with the sub-gate-delay resolution, both 65 operating with the propagation delay difference between the 66 leading edge (rising edge) and the trailing edge (falling edge) 67 of input pulses. However, the unavoidable mismatch of delay cells in these two TDC structures usually leads to poor consistency across multiple channels. Successive-approximation TDC [17] is an alternative approach for high-resolution TDC, but long conversion time is one of its primary drawbacks. Considering its high resolution, high counting rate and supe-73 rior multi-channel consistency, the vernier TDC [18-21] ap-74 pears to be more preferred in real-time measurements. Compared with the vernier delay line TDC, the cyclic vernier TDC holds advantages in terms of area occupation and conversion 77 linearity, while lagging in conversion speed [18]. Nonethe-78 less, the cyclic vernier TDC still capable of reaching rela-79 tively high speed (i. e. a conversion rate of 6.67-MS/s was 80 realized in [18]).

To get a high resolution (100-ps) and a large dynamic range $(2-\mu s)$ simultaneously, the Nutt method [22] was proposed with a counter and two fine time-interpolators. The counter is used to get the number of clock cycles between Start and Stop, and the start and stop interpolator are used to measure the interval between Start/Stop signals and their following first clock rising-edge respectively. Then the measured interval between start and stop signal can be expressed as:

$$T_{IN} = T_{REF} + T_{S1} - T_{S2} \tag{1}$$

where T_{REF} , T_{S1} and T_{S2} denote the measuring results of the counter, the start interpolator and the stop interpolator, respectively. A finer resolution can be realized when the start and stop interpolators are further divided into more measuring levels. Another merit of the Nutt method based TDC is that it naturally implements the sliding scale technique [20], which can greatly improve the measuring linearity of TDC.

To meet the requirements of STCF EMC, an 8-channel, Nutt method based, 3-level TDC is proposed in this paper. The first level is realized with a coarse counter and the second level based on polyphase clock sampler is used to measure the time residue of the first level. The time margin of the second level is quantized with a modified Vernier Delay Loop (VDL) which serves as the finest level of this TDC. The polyphase clocks utilized in the second level are provided by a low-jitter DLL which in company with another shorter DLL, serves for vernier measurements in the finest level.

The rest of this paper is organized as follows. Section II introduces the overall frame work and principles of the proposed TDC, and gives analysis of some key parameters. The circuit design of DLL and 3-level TDC is described in Section III. The experimental setups and measurement results are presented in Section IV. Section V summarizes and concludes this work.

II. FRAMEWORK AND ANALYSIS

A. The Framework and Principles of the Proposed TDC

Fig. 1 shows the overall framework of the proposed TDC and the structure of one channel. The PLL, DLLs and coarse counter are global for the chip and 8 TDC channels with the same structure can operate independently. In actual applications with ROC, one TDC channel is used to sample the external start signal and the trigger signal generated by ROC, also called as the stop signal, is measured by another channel. The time interval between start and stop is calculated and stored off-chip, which is known as the time stamp.

The reference clock of the chip, named as Clk, can be 126 furnished by an integrated PLL or directly from the off-chip 127 clock source. As shown in Fig. 1, DLL-1 and DLL-2 us l_{28} ing Clk as the input clock are composed of delay lines with 129 n and n-1 delay cells, respectively. The counter as the first 130 TDC level can be triggered with both rising and falling edges 131 of Clk. The results of the counter are delivered continu-132 ously to each TDC channel. The second TDC level is real-133 ized with multi-phase clocks produced by DLL-1, which are 134 fed to the clock sampler in each channel. The residual time of 135 the second level, also known as the time interval between the 136 hit event and its subsequent polyphase clock's rising edge, is measured by the third TDC level – a vernier delay loop. The 138 vernier measurement is carried out utilizing the slightly dif-139 ferent delay-time between two delay cells, τ_1 and τ_2 , which 140 are controlled by DLL-1 and DLL-2, respectively. The reso-141 lution of TDC is determined by the third level and represented 142 in (2).

$$Re = \tau_2 - \tau_1 = \frac{1}{(n-1)f_0} - \frac{1}{nf_0}$$

$$= \frac{1}{n(n-1)f_0}$$
(2)

where f_0 denotes the frequency of Clk. The dynamic range of TDC proportionates to the number of counter digits, which can be increased according to the limits of power consumption and die area [23]. We can use (3) to signify the dynamic range of this TDC in which N_1 denotes counter digits' number

$$DR = \frac{2^{N_1}}{f_0} \tag{3}$$

B. Tradeoffs Among Key Parameters

From the formula (2), we can see that the values of n and f_0 are supposed to be increased to get a finer resolution, which means we should insert more delay cells in DLLs or use refties erence clock of higher frequency. The precision of TDC is mainly up to two components, the quantizing noise and the random noise. The former depends on the value of resolution which can be denoted in time domain as follow [13].

$$\sigma_q = \frac{Re}{2\sqrt{3}} \tag{4}$$




Fig. 1. The structure of the proposed 8-channel TDC.

216

The jitters generated from the reference clock, the hit sig-161 nals and produced by DLLs make the precision degenerate 193 starved structure [24] as shown in Fig. 2(c), which is char-162 likewise, contributing to random noise in phase domain. As- 194 acterized with almost equal rise and fall times. To keep the 163 suming the clock and hit signals are as clean as we suppose, 195 phase of delay cell not reversed, a delay cell is composed of 164 the jitter mostly arises from DLLs. Fig. 2(a) shows how the 196 two current-starved inverter whose propagation delay is con-165 jitter from DLLs affect the precision of TDC. A situation is 197 trolled by DLL's output voltage (VC1 or VC2). If we deassumed that the hit signal locates between Clk < n-1 > 198 fine the toggle point for both rising edge and falling edge as and Clk < n > provided by DLL-1, so that a replica of 199 $V_{DD}/2$, the unit propagation delay in DLL-1 can be repre-Clk < n > is delivered to the VDL for the finest quantiza- 200 sented by: 169 tion. The jitter generated by a single delay cell can be indi-170 cated as σ_0 , owing to noises from the control voltage, power supply and substrate. The jitter of Clk < n >is $\sqrt{n}\sigma_0$ which 172 is also the maximum accumulated jitter of DLL-1. As shown in Fig. 2(b), the cycling occurs for m times on loops corre- 202 where C_L denotes the parasitic capacitance on the output sponding to Hit and Clk < n >, and OUTA and OUTB are 2003 node of every stage, I_{CS} denotes the mean value of chargoutput signals of VDL. On the premise that jitters generated 204 ing or discharging current through C_L during output level by the 4 cascaded delay cells in VDL are uncorrelated, the ac-177 cumulated jitters on *OUTA* and *OUTB* are represented by 178 (5) and (6), respectively.

$$\sigma_{r1} = \sqrt{4m}\sigma_0 \tag{5}$$

$$\sigma_{r2} = \sqrt{n + 4m}\sigma_0 \tag{6}$$

At the end of cycling, OUTA and OUTB are fed to an 182 arbiter for phase comparison. So that the time uncertainty due to jitter can be regarded as the accumulation of σ_{r1} and 184 σ_{r2} and denoted by:

179

180

185

188

191

$$\sigma_r = \sqrt{\sigma_{r1}^2 + \sigma_{r2}^2} = \sqrt{n + 8m\sigma_0} \tag{7}$$

While the value of m can be deduced with the relation between τ_1 and Re. 187

$$m = \frac{\tau_1}{R_e} = n - 1 \tag{8}$$

189 The total time uncertainty, or time precision of TDC, is rep-222 190 resented by:

$$\sigma_T = \sqrt{\sigma_q^2 + \sigma_r^2} \tag{9}$$

We have designed the delay cell with symmetrical current-

$$\tau_1 = \frac{V_{DD}C_L}{I_{CS}} = \frac{1}{nf_0} \tag{10}$$


205 switching. According to [25], the phase noise of delay cell 206 is dominated by white noise and the low frequency noise can 207 be neglected when the rising edge and falling edge are sym-208 metric. Fig. 2(d) shows the noise model of delay cell consid-(5) 209 ering a positive input step in which the noise contribution of 210 PMOS is omitted. For simplicity, the bias transistors (NM2, PM2 in Fig. 2(c)) working in triode region are replaced with 212 resistors, on which the voltage drop can be neglected. The input transistor (NM1 in Fig. 2(d)) is assumed to be in satu-214 ration for simplification. Then the spectral density of output 215 noise [26] can be described by:


$$S_{inN} = \frac{8kT\gamma I_{CS}}{V_{DD} - V_{tN}} + \frac{4kT}{R_D} \tag{11}$$

where V_{tN} is the threshold of NMOS and R_D denotes the value of equivalent resistor of NM2 in Fig. 2(c). As R_D can $_{219}$ be considered a constant when the bias of NM2 is fixed, we 220 adopted the phase noise model for inverter proposed in [27] 221 to get the spectral density of delay:

$$S_{t_d} = \frac{t_d^2}{I_{CS}^2} sinc^2(ft_d) S_{inN}$$
 (12)

 $_{
m 223}$ where t_d is the statics of random delay variable and it can be (9) 224 represented by:








Fig. 2. (a) Jitter accumulations in the second level. (b) Jitter accumulations in the third level. (c)The simplified schematic of delay cell. (d) The noise model of delay cell.

$$t_d = \frac{\tau_1}{2} = \frac{V_{DD}C_L}{2I_{CS}} \tag{13}$$

Then the mean square value of t_d can be deduced with 226 Wiener–Khinchine theorem [27]: 227

$$\sigma_{t_d}^2 = \int_0^\infty S_{t_d} df = \frac{t_d}{\pi I_{CS}^2} S_{inN} \int_0^\infty sinc^2(x) dx \quad (14)$$

229 With (10), (11), (12) and (13) this formula can be simplified 230 to:

231

236

$$\sigma_{t_d}^2 = \frac{kTV_{DD}C_L}{I_{CS}^3} \left(\frac{2\gamma I_{CS}}{V_{DD} - V_{tN}} + \frac{1}{R_D} \right)$$

$$= \frac{kT\left(\frac{2\gamma V_{DD}C_L}{V_{DD} - V_{tN}} + \frac{1}{R_D n f_0} \right)}{(V_{DD}C_L)^2 (n f_0)^2}$$
(15)

On the assumption that the jitters produced with negative 233 input step is equivalent to that with positive input step for a current-starved stage, the jitter of this delay cell with positive input is represented by: 235

$$\sigma_0^2 = 2\sigma_{t,s}^2 \tag{16}$$

237 238 gard as constants. f_0 is confined within (50-MHz, 100-MHz) 289 DLL from being inactive. 239 in view of power consumption. For simplification, the resolu- 290 Fig. 3(c) shows the simulated delay-voltage characteristics 240 tion of TDC is set to a fixed value (e. g. 45-ps). The quantized 291 under different PVT conditions. The effective tuning range

₂₄₁ jitter, σ_q in formula (4), is fixed too. Thus, we just need to re-²⁴² duce the random part of jitter, which is derived from (2), (7), 243 (8), (15) and (16).

$$\sigma_r^2 = \frac{(9n-8)kT(\frac{2\gamma V_{DD}C_L}{V_{DD}-V_{tN}} + \frac{(n-1)Re}{R_D})}{(V_{DD}C_L)^2((n-1)Re)^{-2}}$$
(17)

With (17), we can understand that to minimize the random 246 jitter as much as possible, it is necessary to use smaller values of n. As Re is fixed at 45-ps, we determine that f_0 =100MHz and n=16. As a result, the ideal resolution of the proposed TDC is about 41.7-ps.

DESIGN OF CIRCUIT

250

Delay Locked Loop

The structures of the two DLLs integrated in TDC are al-253 most identical, as shown in Fig. 3(a), except for the voltagecontrolled delay lines (VCDLs) containing different numbers of delay cells. According to the analysis above, the VCDLs in DLL-1 and DLL-2 contain 16 and 15 cells respectively. The reference clock with a frequency of 100-MHz is fed to DLL-1 and DLL-2 which operate independently and do not need to be synchronized.

The lock controller [28] is used to keep the DLL from false locking and harmonic locking by comparing the first 262 phase and several intermediate phases. The delay of VCDL 263 is forced to range within 8-ns to 13.33-ns when the lock con-264 troller is enabled, which can also reduce the time it takes for (13) 265 DLL to get locked. The phase detector operates with the first and the last phase and determines the charging or discharging status of charge pump. The complementary switches, dummy transistors and the wide-swing cascaded current mirror are 269 adopted in the charge pump to improve the matching degree 270 of charging and discharging, thereby a much smaller locked phase error can be realized. Besides, the start-up circuit is used to provide a proper initial value to VC1 and VC2.

The VCDL is made up of 15/16 cascaded delay cells and 2 dummy cells, which are all based on the modified current-275 starved structure. As shown in Fig. 3(b), variable PMOS 276 resistances (PM2, PM5) and variable NMOS resistances (NM2, NM) are controlled by V_{BP} and VC1 respectively, 278 which vary in opposite directions. With appropriate transistor 279 dimensions, we can get an output with approximately equal 280 rising and falling time across the tuning range. However, the transistor NM0 used for biasing can contribute considerable noise, so that only one bias circuit is used in a DLL ²⁸³ and the two control voltages, VC1 and V_{BP} , are shared by 284 all involved delay cells either in the VCDL or in TDC chan-285 nels. The constant MOS resistances (PM3, PM6, NM3(16) 286 and NM6) are employed to supply a basic working current and guarantee that the delay cell still works when VC1 lower The terms except for n and f_0 in formula (15) can be re- 288 than the threshold voltage of NMOS, which can prevent the




Fig. 3. (a)The structure of DLL-1. (b) The implementation of symmetrical current-starved delay cell. (c) The delay-voltage characteristics of delay cell under different PVT conditions. (d) The effect of the control voltage shift on the TDC resolution.

292 of this delay cell is 390-ps to 850-ps, which can cover the 317 of double-edge-triggered counter and appropriate settings are expected unit-delays for both two DLLs (625-ps for DLL-1 318 aimed to eliminate the metastability of counter. and 666.7-ps for DLL-2). As control voltages are transferred 319 $_{300}$ range, the unit delays controlled by VC1 and VC2 are both $_{325}$ sampler, the residual time is the time elapsed between Hitnated by the difference of those two unit-delays.

The First and Second Level

304

305

The first TDC level is based on an 8-bit global counter with double-edge-triggered structure [29] shown in Fig. 4(a). The counting results, CntP and CntN obtained with the rising and falling edges of Clk respectively, are delivered to 333

One of the tasks of the second level is to measure the time to multiple channels with separate distances to the DLLs, the $_{320}$ interval between Hit and the first rising edge of Clk followcontrol voltages shift variously at each channel. As shown in 321 ing Hit, which can be realized with the polyphase clock sam-Fig. 3(d), we suppose that the shifts of VC1 given by DLL-1 322 pler composed of 16 arbiters, as shown in Fig. 4(b). Another and VC2 given by DLL-2 are both ΔV . Thanks to the high $_{323}$ task is to transfer the residual time to the next level with the linearity of delay-voltage characteristic within a small voltage $_{\it 324}$ synchronizer. For example, if Clk < 1 > is captured by the skewed by Δt . Therefore, the resolutions of all the channels 326 and Clk < 1 >. Even though well-matched loads are incan be considered to be roughly consistent as they are domi- 327 serted on both signal paths of the synchronizer, there are still 328 errors between input intervals and output intervals. The max-329 imum error is about 5.1-ps according to Mont Carlo simula-330 tion, which can be tolerated as the final resolution is much 331 larger than the error.

C. The Third Level-Vernier Delay Loop

The Vernier Delay Loop (VDL) used to quantize the resideach channel simultaneously. The data selector in channel 334 ual time of the second level is a modified version of that prois used to capture the proper counting result whenever the 335 posed in [18], as shown in Fig. 4(c). There are 2 structurally asynchronous Hit signal arrives, according to the result of the 336 identical loops in this VDL. The loop with the input named 312 second level, L2[3:0] as shown in Fig. 4(b). If the asyn-337 SI_1 is the slow loop and that with the input named SI_2 is 313 chronous input signal denoted by Hit locates in the first half 338 the fast loop. SI_1 and SI_2 are exactly the two outputs of 314 of clock cycle, we can get L2[3] = 1 and CntN is chosen as 339 synchronizer as shown in Fig. 4(b). SI_1 is supposed to pre-315 the result of first level. In the case Hit locates in the second 340 cede SI_2 and the interval between them denoted as T_f varies 316 half of clock cycle, CntP is chosen. The implementation 341 within 0~625-ps. The edge detect circuit is used to generate a




Fig. 4. (a) The structure of double-edge-triggered counter. (b) The schematic of polyphase clock sampler and synchronizer. (c) The schematic of the modified VDL. (d) The timing diagram to illustrate the proposed automatic reset mechanism for VDL.

 $_{342}$ narrow pulse when the rising edge of SI_1/SI_2 arrives. There $_{368}$ Before quantization, the global Rstn firstly takes SB to 0 to are 2 kinds of unit-delays in each loop, namely au_1 and au_2 , see clear all nodes on the loop and then SB is pull up to 1 to get which are regulated by the control voltages provided by DLL- 370 the loop ready for cycling. The cycling stage of VDL begins $_{345}$ 1 and DLL-2, respectively. The single delay cell and arbiter $_{371}$ as soon as SI_1/SI_2 arrives. When SA_1 and SA_2 are aligned $_{346}$ are used to convert the narrow pulse to a pulse with width of $_{372}$ after several cycles, the flip-flop samples to 1 and then SB347 τ_2 . The cycle periods are determined by the 3-cascaded de-373 is taken to 0 and both two loops are cleared. Synchronized $_{348}$ lay cells in the scenario that the delays of other logics on the $_{374}$ with SB,SD and SE are successively pull down to 0 with a $_{349}$ loop can be neglected, which are $3 au_2$ for the slow loop and $_{375}$ delay of $2 au_2$. Then the flip-flop is cleared and SB,SD,SE $_{350}$ $\tau_1+2\tau_2$ for the fast loop. As shown in Fig. 4(c), signals $_{376}$ are pulled up to 1 in turn. After these steps, the VDL is once at nodes A_1 and A_2 are denoted as SA_1 and SA_2 , respec- 377 again ready for the next quantization. With this automatic re-352 tively. SA_1 precedes signal SA_2 by T_f before cycling, and 378 set mechanism, the maximum dead time of VDL is less than the interval between SA_1 and SA_2 is decreased by $(\tau_2-2\tau_1)$ 379 45-ns, which means that the conversion rate of single channel $_{354}$ after each cycle. The cycling is stopped when SA_2 catches $_{380}$ can reach up to 22.2-MS/s. Considering the integration and 355 up with SA_1 . The number of cycles it takes to get SA_1 and 381 serial readout of data from 8 channels, the overall conversion $_{356}$ SA_2 aligned can be obtained with the pulse counter and rep- $_{382}$ rate of the proposed TDC chip can reach 5-MS/s. Along with 357 resented by:

$$n_f = \lceil \frac{T_f}{\tau_2 - \tau_2} \rceil \tag{18}$$

Ideally, the maximum n_f is 15, for which a 4-bit counter is enough. However, in order to calibrate the measurement results, a redundant bit is added.

358

As the VDL is expected to measure arrival times of sequen-363 tial pulse, an auxiliary circuit which can make VDL automat- 387 364 ically reset after quantization has been realized as shown in 388 standard 180-nm CMOS process with 1.8-V power supply 365 the dotted box of Fig. 4(c), where signals at nodes B, C, D 389 and the microphotograph of chip is shown in Fig. 5(a). The $_{366}$ and E are denoted as SB, SC, SD and SE, respectively. $_{390}$ layout of TDC channel is designed with a strip shape and 8 $_{367}$ The timing diagram of critical signals is shown in Fig. 4(d). $_{391}$ channels are arranged in a column, which makes VC1 and

383 a fast ROC, the pileup effect in STCF EMC can be mitigated in view of that the background counting rate is 1-MHz [7].

ASIC PROTOTYPE AND PERFORMANCE

ASIC Prototype and Experiment Setups

The proposed 8-channel TDC has been taped out using

 393 die-area of 1.55-mm \times 1.42-mm, including the pad ring.

395 cilloscope to observe signal series, a spectrum analyzer for 498 tervals to be measured with VDL. With no considering about ₃₉₆ jitter measuring, 2 pulse generators to provide reference clock ₄₃₉ non-ideal factors in VDL, the resolution is fixed to 41.7-ps. and input signals of TDC, a FPGA board and an upper com- 440 Then sizes of VDL's last bins for input intervals of 600-ps puter for chip controlling, and a logic analyzer used to collect 441 and 650-ps are set to 16.2-ps and 24.5-ps respectively. 399 and process measured data. We adopt a clock generator chip, 442 401 below 1-ps, rms. While the reference clock is directly given 444 mechanism has been implemented. Firstly, the approximate 402 by pulse generator in linearity evaluation.

B. Performance of DLL

403

414

404 405 named chip-1, chip-2, and chip-3. Unless specifically in- 451 approximate measured results across 3 chips. The LSB of 406 dicated, all the following measurements are performed with 452 channel-1 is larger than that of other channels, which can be 407 chip-2. Two approaches were adopted to get the jitter of DLL, 453 explained by the significant deviation of supply voltage in this 408 one is to obtain the phase noise curve of the last polyphase 454 channel. 409 clock and integrate it within frequency shift range of (10 kHz, 410 20 MHz), the other is to measure jitter directly with the oscilloscope. The jitter of 5-ps, rms can be got with both 412 approaches, which is much less than the resolution of TDC. 413 Other performances are shown in Table. 1.

TABLE 1. The performance of DLLs with 100-MHz reference clock.

Intex	DLL-1	DLL-2
Jitter of the last phase (ps, rms)	5.2	5.1
Duty cycle of the last phase	55%	54%
Locked error (ps)	29.9	35.4

C. Performance of TDC

For the first, we need to determine the actual resolution 416 (LSB) of each TDC channel. As the bin distributions are 417 nearly consistent over all clock periods [29], we just have to 418 evaluate the actual LSB within one clock period. One channel of the pulse generator is dedicated to providing the 100-MHz reference clock, and the TDC input with a frequency of 4.00001-MHz is derived from another channel. In this way, the interval between TDC input and the rising edge of reference clock increases by 0.625-ps with each clock cycle. This 424 interval will cyclically repeat within the range of 0 to 10-ns, 455 425 which can be considered as an approximate method for code 456 channels over one clock period (10-ns) have been shown in density testing [30].

428 measuring range is fixed (approximately 240), with an LSB 459 one of other channels serves as the stop channel. The code size of around 41.7-ps. However, plenty of non-ideal fac- 460 density test was performed again in which Start and Stop are 430 tors can cause the actual LSB being either larger or smaller. 461 provided by one pulse generator with frequencies of 4.00001-The tested DNL and INL of the second TDC level across 8 462 MHz and 4-MHz respectively. Since only measurement re-432 channels with high consistency are shown in Fig. 6(a) and 463 sults of the second and third levels are collected, the interval 433 Fig. 6(b) respectively. The non-linearity of the second level 464 between Start and Stop can be considered as randomly dis-

 $_{392}$ VC2's distribution paths as short as possible. The chip has a $_{435}$ results in variable "margins" between the second level and the 436 third level. To explain it, we assume 2 kinds of step sizes of Fig. 5(b) shows the experiment setup composed of an os- 437 the second level with 600-ps and 650-ps, which are also in-

To prevent the last bin within the VDL quantization range AD9552, to provide the 100-MHz reference clock with jitter 443 from being too narrow to worsen DNL, a bin-size filtration 445 magnitude of LSB is ascertained. If the size of last bin is 446 less than LSB/4, We combine the last bin with the second-to-447 last bin into a new bin. Otherwise, the last bin is retained. 448 The bin distribution of Channel-1 within one clock period is 449 shown in Fig. 6(c). After the above processing, the LSBs There are three chips that have been tested and verified, 450 of eight channels are shown in Fig. 6(d) where we can get

TABLE 2. The linearity performance of 8 individual channels.

Channel number	DNL (LSB)	INL (LSB)
Ch-1	-0.64 0.28	-0.99 1.40
Ch-2	-0.66 0.44	-2.46 1.23
Ch-3	-0.68 0.60	-2.28 0.44
Ch-4	-0.71 0.48	-1.96 2.19
Ch-5	-0.73 0.83	-4.40 5.14
Ch-6	-0.70 0.47	-2.83 1.46
Ch-7	-0.66 0.58	-4.71 2.24
Ch-8	-0.54 0.67	-3.31 2.64

TABLE 3. The linearity performance of different combinations of Start channel and Stop channel.

Start vs Stop	DNL (LSB)	INL (LSB)
Ch-1 vs Ch-2	-0.24 0.36	-0.45 0.24
Ch-1 vs Ch-3	-0.35 0.37	-0.22 0.49
Ch-1 vs Ch-4	-0.20 0.32	-0.15 0.44
Ch-1 vs Ch-5	-0.26 0.27	-0.23 0.48
Ch-1 vs Ch-6	-0.21 0.25	-0.25 0.38
Ch-1 vs Ch-7	-0.23 0.38	-0.31 0.34
Ch-1 vs Ch-8	-0.24 0.30	-0.33 0.50

The distribution ranges of DNL and INL in each of the 8 457 Table. 2. We also assessed the linearity in asynchronous mea-In ideal scenarios, the number of bins within the 10-ns 458 surement mode, wherein Ch-1 serves as the start channel, and 434 is mainly arise from mismatches of VCDL in DLL-1, which 465 tributed within (0, 10 ns) with a 100-MHz reference clock.




Fig. 5. (a) The microphotograph of the proposed TDC chip. (b) The test system and PCB board for testing.




Fig. 6. The test results of (a) DNL and (b) INL across 8 channels, only considering the second level. (The bin code on the x-axis also represents the interval between two adjacent multiphase clocks.) (c)The bin distribution of channel-1 within a measuring range of 10-ns. (d)The actual LSBs of 8 channels across 3 chips.

466 Table. 3 shows the linearity performance of 7 channel com- 473 467 binations in which we can see DNLs better than 0.4-LSB and 474 sured with asynchronous mode. The output of pulse genera-468 INLs better than 0.5-LSB for all test cases. By comparing 475 tor is divided into two identical signals with a power splitter. 469 test results of single-channel and dual-channel, it is convinced 476 One is transmitted to the start channel (Ch-1) through a 0.1-470 that the asynchronous TDC inherently employing the sliding 477 m cable, the other is transmitted to the stop channel (one of 471 scaled technique provides a great advantage in terms of lin-478 other channels) through a 0.3-m cable, which is called as Ca-472 earity.

The Single Shoot Precision (SSP) of TDC has been mea-479 ble Delay Measurement Test [29]. The best uncalibrated SSP




Fig. 7. (a) The uncalibrated SSP and (b) the calibrated SSP with the combination of Ch-1 and Ch-2. (c) The SSP results across 7 channel combinations with cable delay measurement test. (d) The SSP results along the range of (0.5-ns, 10-ns) with the combination of Ch-1 and Ch-2. (e) The tested accuracy along TDC's dynamic range with the combination of Ch-1 and Ch-2. (f) The specification of two cases of correlated cross-talk between Start and Stop. (g) The measured SSP curve with time intervals within (0, 249-ns), which includes the two cases of correlated cross-talk.

481 as shown in Fig. 7(a). The precision can be improved with 493 come more consistent after calibration. As this calibration 482 the look-up table for INL [31]. The principle of calibration is 494 method relying on INL results is designed to compensate for 483 shown below:

$$TDC_{CAL} = TDC_{RAW} + INL[TDC_{RAW}]$$
 (19)

484

where TDC_{RAW} and TDC_{CAL} denote raw and calibrated TDC digits respectively. A calibrated SSP of 46-ps can be noticed from Fig. 7(b). The tested SSPs with other channel combinations are shown in Fig. 7(c), which are all in the range of 45-ps to 70-ps after calibration.

To validate the effectiveness of calibration, we measured 503 491 SSP along an input interval range of (0.5-ns, 10-ns). As 504 of cross-talk, with which there will be distortion of edges

480 of 52.4-ps can be get with the combination of Ch-1 and Ch-2 492 shown in Fig. 7(d), SSP results with different inputs be-495 non-uniform LSBs, the test results can mutually corroborate 496 with this theory. Hence, the test and calibration method we 497 employed can be proved to be correct. The accuracy repre-498 senting the error between input and output, is also measured 499 over the dynamic range of TDC as shown in Fig. 7(e). As 500 the metastability has been eliminated with the double-edge-501 triggered counter, no significant deviation of accuracy was 502 observed in test results.

The precision of TDC can be degraded due to the effect

506 cross-talk are the two types of mechanism. The uncorrelated 540 to our TDC. [38] and [39] are two TDCs based on Xilinx 7-507 cross-talk is usually hard to evaluate and we paid more at- 541 series 28-nm FPGA, and the performance of our TDC is still 508 tention to the correlated cross-talk [32]. An experiment to 542 competitive among them. 509 study the effect of cross-talk has been done. Two adjacent 510 channels, channel-1 and channel-2, are used to get the times-511 tamps of the Start signal and Stop signal respectively. The $_{\rm 512}$ input pads of these two channels are close to each other, so $^{\rm 543}$ 513 that the effect of cross-talk on them can be more significant. 514 The frequency of Start and Stop are both 4-MHz and the time 544 intervals between them (denoted as T_m) are varied within (0, 545 STCF EMC and the experimental results are presented in this 516 249-ns). As shown in Fig. 7(f), the rising edges of Start and 546 work. The proposed TDC is realized with a 3-level Nutt struc-517 Stop are distorted by each other with $T_m = 0$, and the rising 547 ture, which can reach a wide dynamic range and a high res-518 edge of Stop will be distorted by the falling edges of Start 548 olution. The sliding scaled technique is employed with the 519 with T_m = 125-ns. The SSP evaluations with variable time 549 proposed TDC and its role in improving conversion linear-520 intervals have been taken. We can see that in Fig. 7(g) that 550 ity is proved. The prototype chip has been implemented with ₅₂₁ the SSP with $T_m = 0$ is significantly worse than other cases, ₅₅₁ standard 180-nm CMOS process with a die area of 1.55-mm ₅₂₂ but it is not significant with the case of T_m = 125-ns. It is ₅₅₂ × 1.42-mm. According to testing results, the proposed TDC 523 speculated that this may be because the effect of cross-talk 553 features with a single-shoot precision of 46-ps for the best is greater when the rising edges of Start and Stop are coin- 554 channel, the DNL better than 0.4-LSB and INL better than cident. Due to the asynchronous measurement mechanism 555 0.5-LSB and good consistency among all channels can be and the double-edge-triggered counter of this TDC, the effect 556 observed. Besides, good consistency in performance across of metastability can be neglected and the degradation of SSP can be explained with cross-talk. Therefore, these instances 558 vernier-type framework this chip employed, our next step is with correlated cross-talk should be excluded in the system's 559 to further improve the TDC's resolution and expand it to acoperating mode of TDC.

others, which are all suitable for the multi-channel applica- 562 as temperature compensation techniques will also be investitions. Compared with the Delay Line structure in [33] and 563 gated in the future work. the counter structure in [36], the proposed TDC has an advantage in terms of precision. In contrast to the structures 536 based on ring oscillator in [34] and [37], our design exhibits 537 superior conversion linearity. The TDC proposed by [35] is 564 ⁵³⁸ also based on the vernier controlled with dual DLLs, while it

505 of Start or Stop. The correlated cross-talk and uncorrelated 509 has a worse linearity and a slower conversion rate compared

V. SUMMARY

The design of an 8-channel, high precision TDC ASIC for 557 all TDC channels is demonstrated. In view of the flexible 560 commodate more channels. The synchronization and match-Table. 4 shows the comparison of the proposed TDC with 561 ing among multi-channels, the suppression of jitter, as well

BIBLIOGRAPHY

565

566

567

568

569

570

571

572

573

575

576

577

578

579

580

584 585

^[1] R. He, X.Y. Niu, Y. Wang et al. Advances in Nuclear Detection 587 and Readout Techniques. Nucl. Sci. Tech. 34, 12 (2023). doi: 10.1007/s41365-023-01359-0

^[2] B. Wu, Y.G. Wang, Q. Cao et al. Design of Time-to-Digital 590 Converters for Time-Over-Threshold Measurement in Picosecond Timing Detectors. IEEE T. Nucl. Sci. 68, 4 (2021). doi: 592 10.1109/TNS.2021.3060069

W. Gao, D.Y. Gao, C. Hu-Guo et al. Integrated High- 594 Resolution Multi-Channel Time-to-Digital Converters (TDCs) for PET Imaging. Biomedical Engineering, Trends in Elec- 596 [10] tronics, Communications and Software. InTech. (2011). doi: 597 10.5772/13080

^[4] H.P. Peng, Y.H. Zheng, X.R. Zhou. Super Tau-Charm Facility of China. Physics. 49, 8 (2020). doi: 10.7693/wl20200803

^[5] L. Luo, Z. Jia, Z. Shen et al. Study on Time Measurement for 601 CSA-Based Readout Electronics in STCF ECAL. J. Instrum. 17, 02 (2022). doi: 10.1088/1748-0221/17/02/P02034

C. Liu, R. Zheng, J. Wang et al. SECALROC2: 582 Low-Noise, High-Speed, and Full Digital Outputs Front- 605 583 End ASIC for STCF Electromagnetic Calorimeter With 606 APD Detectors. IEEE T. Nucl. Sci. 70, 2 (2023). doi: 607 10.1109/TNS.2023.3238338 586

^[7] M. Achasov, X.C. Ai, L.P. An et al. STCF Conceptual Design Report (Volume 1): Physics & Detector. Front. Phys-Beijing. 19, 1 (2024). doi: 10.1007/s11467-023-1333-z

^[8] L. Luo, Z. Shen, Y. Huang et al. Design and Optimization of the CSA-Based Readout Electronics for STCF ECAL. J. Instrum. **15**, 09 (2020). doi: 10.1088/1748-0221/15/09/C09002

^[9] C. Liu, X. Luo, R. Zheng et al. A Low Noise APD Readout ASIC for Electromagnetic Calorimeter in HIEPA. Nucl. Instrum. Meth. A. 985 (2021). doi: 10.1016/j.nima.2020.164686

J. Szyduczyński, D. Kościelnik, M. Miśkowicz. Timeto-Digital Conversion Techniques: A Survey of Recent Developments. Measurement. 214 (2023). 10.1016/j.measurement.2023.112762

^{600 [11]} M.M. Liu, X.Q. Lai, Y.H. Wang. A Novel 550-Fs Time-Resolution 7.5-Bit Stochastic Time-to-Digital Converter Based on Two Arbiter Groups. IEEE T. Instrum. Meas. 72 (2023). doi: 10.1109/TIM.2023.3282263

J. Hu, D. Li, X.Y. Wang et al. A 40-Ps Resolution Robust A 604 [12] Continuous Running VCRO-Based TDC for LiDAR Applications. IEEE T. Circuits-II. 70, 2 (2023). doi: 10.1109/TC-SII.2022.3213849

	Tibble 1. Comparison of main channel 1906.								
Parameters	[33]	[34]	[35]	[36]	[37]	[38]	[39]	This work	
Process (nm)	130	350	65	110	180	28	28	180	
Type	Delay line	GRO*	Vernier	Counter	VCRO*	RO	Counter	Vernier	
Channels	1024	48	2	17	1024	/	64	8	
Dynamic range (ns)	100	51.8	2500	3400	2100	30	/	2560	
SSP (ps)	78.5	93.2	27.6	104	62.1	20	96.8	46.0	
DNL/INL (LSB)	0.4/1.2	2.0/2.4	1.7/2.8	0.3/2.5	0.5/2.2	0.7/1.0	0.2/0.3	0.4/0.5	
Conversion Rate (MS/s)	500	40	1	/	/	17.2	/	22.2	
Power (mW)**	90	/	51.4	188.8	>1200	/	/	93.6* * *	

TABLE 4. Comparison of multi-channel TDCs.

- GRO is the acronym of Gated Ring Oscillator and VCRO represents Voltage Controlled Ring Oscillator.
- The power consumptions of all TDC channels are included.
- *** The presented power dissipation of proposed chip is obtained with the conversion rate of 4-MS/s.
- 608 [13] S. Henzler. Time-to-Digital Converters. Springer Series in Ad- 650 [24] B. vanced Microelectronics. 29 (2010). doi: 10.1007/978-90-481-609 8628-0 610
- 611 [14] J. Wu, P.B. Zhang, S. F. Shi et al. A Wide Dynamic Range 653 612 tion. IEEE T. Circuits-II. 66, 11 (2019). doi: 10.1109/TC- 655 613 SII.2019.2894959 614
- C. Chen, S. Lin, and C. Hwang. An Area-Efficient 657 [26] 615 [15] CMOS Time-to-Digital Converter Based on a Pulse-Shrinking 658 616 617 Scheme. IEEE T. Circuits-II. 61, 3 (2014). doi: 10.1109/TC-SII 2013 2296192 618
- 619 [16] Y.X. Zhou, D.H. Wang, Z.R. Huet al. A 120-dB Dynamic- 661 [27] 24-Ps-to-781-Ps Resolution Reconfigurable 662 620 Cyclic TDC Based on a 2× Time Amplifier for Li- 663 621 DAR Applications. IEEE Int. Conf. ICTA. (2023). doi: 664 [28] S. Ok, K. Chung, J. Koo et al. An Antiharmonic, Pro-622 10.1109/ICTA60488.2023.10363778 623
- 624 [17] Z.Y. Wang, Y.R. Jin, and B. Zhou. A Novel 12-Bit 0.6mW Two-Step Coarse-Fine Time-to-Digital Converter. IEEE T. 667 625 Circuits-II. 69, 12 (2022). doi: 10.1109/TCSII.2022.3182158 626
- 627 [18] B. Markovic, S. Tisa, F.A. Villa et al. A High-Linearity, 17 Ps 669 Precision Time-to-Digital Converter Based on a Single-Stage 670 628 Vernier Delay Loop Fine Interpolation. IEEE T. Circuits-I. 60, 671 [30] 629 3 (2013). doi: 10.1109/TCSI.2012.2215737 630
- 631 [19] J. Wu, Q. Jiang, K. Song et al. Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With 674 632 Three-Level Conversion Scheme. IEEE T. Circuits-II. 64, 2 675 [31] E.E. Computadores. Design and Characterization of 633 (2017). doi: 10.1109/TCSII.2016.2554818 634
- [20] J. Wu, R. Zhong, Y. Sui et al. High-Precision Time Interval 677 635 Measurement Method Based on Sliding Scaled Time-to-Digital 678 636 Conversion Circuit. IEEE T. Instrum. Meas. 71 (2022). doi: 679 637 10.1109/TIM.2021.3137162 638
- [21] J. Lei, K. Cheng, J. Ren et al. Design and Implementation of 681 639 Two-Stage Time-to-Digital Converter Based on Rapid Single- 682 640 641 doi: 10.1109/TASC.2022.3233639
- 643 [22] R. Nutt. Digital Time Intervalometer. Review of Sci. Instrum. 685 39, 9 (1968). doi: 10.1063/1.1683667 644
- 645 [23] J.P. Jansson. A Stabilized Multi-Channel CMOS Time-687 to-Digital Converter Based on a Low Frequency Reference. Dissertation (University of Oulu, 647 2012). 689 https://oulurepo.oulu.fi/bitstream/handle/10024/35353/isbn978-690 648 951-42-9932-2.pdf?sequence=1. [Accessed 21 July 2024] 649

- **CMOS** Phase-Locked Razavi. Design of Cambridge University (2020).Loops. https://tushuguan.nwpu.edu.cn/articlesearch/web_searchingDet ail?id=2011046633409. [Accessed 21 July 2024]
- and Low Bit Error Pixel TDC Suitable for Array Applica- 654 [25] A. Hajimiri, S. Limotyrakis T.H. Lee. Jitter and Phase Noise in Ring Oscillators. IEEE J. Solid-St. Circ. 34, 6 (1999). doi: 10.1109/4.766813
 - В. Razavi. of analog Design **CMOS** integrated circuits. McGraw-Hill Press (2001).https://tushuguan.nwpu.edu.cn/articlesearch/web_searchingDet ail?id=20172276798. [Accessed 21 July 2024]
 - A.A. Abidi. Phase Noise and Jitter in CMOS Ring Oscillators. IEEE J. Solid-St. Circ. 41, 8 (2006). doi: 10.1109/JSSC.2006.876206
 - grammable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling. IEEE T. VLSI. Syst. 18, 7 (2010). doi: 10.1109/TVLSI.2009.2019757
 - 668 [29] J. Christiansen. HPTDC High Performance Time to Digital https://cds.cern.ch/record/1067476/files/cer-002723234. [Accessed 21 July 2024]
 - W. Zhang, H. Sun, C. Edwards et al. A Low-Power Timeto-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade'. IEEE T. on Nucl. Sci. 68, 8 (2021). doi: 10.1109/TNS.2021.3085564
 - **High-Resolution** Time-to-Digital Dissertation (Universidade Técnica de Lisboa, 2000). http://paulo.moreira.free.fr/microelectronics/padova/thesisMan uelMota.pdf. [Accessed 21 July 2024]
 - N. Lusardi, N. Corna, F. Garzetti et al. Cross-Talk Issues in 680 [32] Time Measurements. IEEE Access. 9 (2021). doi: 10.1109/AC-CESS 2021 3113033
- Flux-Quantum Circuits. IEEE T. Appl. Supercon. 33, 2 (2023). 683 [33] M. Gersbach, Y. Maruyama, R. Trimananda et al. A Time-Resolved, Low-Noise Single-Photon Image Sensor Fabricated in Deep-Submicron CMOS Technology. IEEE J. Solid-St. Circ. 47, 6 (2012). doi: 10.1109/JSSC.2012.2188466
 - S. Mandai, V. Jain, E. Charbon. A $780 \times 800 \mu m^2$ Multichannel Digital Silicon Photomultiplier With Column-Parallel Time-to-Digital Converter and Basic Characterization. IEEE T. on Nucl. Sci.e 61, 1 (2014). doi: 10.1109/TNS.2013.2294022
 - 691 [35] W. Zhang, R. Ma, X.Y. Wang et al. A High Linearity TDC With a United-Reference Fractional Counter for LiDAR. IEEE

- T. Circuits-I 69, 2 (2022). doi: 10.1109/TCSI.2020.3045731
- 694 [36] J. Zhao, Y. Zhao, J.Y. Tong et al. A compensation algorithm and 702 [38] G.B. Xu, B.T. Zha, T.J. Xia et al. A High-Throughput Vernier calibration circuit for time-to-digital converter. Journal of Hefei 703 695 University of Technology (Natural Science) 45, 12 (2022). doi: 704 10.3969/j.issn.1003-5060.2022.12.008 697

693

 698 [37] J. Hu, X.Y. Wang, D. Li et al. A 50-Ps Gated VCRO- 706 [39]
 699 Based TDC With Compact Phase Interpolators for 707 Flash LiDAR. IEEE T. Circuits-I 69, 12 (2022). doi: 708

10.1109/TCSI.2022.3200944

701

- Time-to-Digital Converter on FPGAs with Improved Resolution Using a Bi-Time Interpolation Scheme. Appl. SCI-BASEL. 12, 15 (2022). doi: 10.3390/app12157674
- N. Lusardi, F. Garzetti, A. Costa et al. From Multiphase to Novel Single-Phase Multichannel Shift-Clock Fast Counter Time-to-Digital Converter. IEEE T. Ind. Electron. 71, 8 (2023). doi: 10.1109/TIE.2023.3322007